## Notice of References Cited 10/748,285 Examiner George D. Zalepa Reexamination JOURDAN, STEPHAN J. Page 1 of 1

Application/Control No.

## U.S. PATENT DOCUMENTS

*.		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
* .	Α	US-6,304,962	10-2001	Nair, Ravindra K.	712/240
	В	US-			
	O	US-			
	D	US-			
	E	US-			
	F	US-		·	
	G	US-			
	Ξ	US-			
	ı	US-			
	J	US-		,	
	K	US-			
	ا ا	US-			
	М	US-			

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					•
	Р					
	a		·			
	R					
	S					
	Т	,				

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
	υ	Eric Rotenberg, Steve Bennett, James E Smith, "Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching", 1996, IEEE, Pg. 1, 5-6					
	V	Sanjay Jeram Patel, "Trace Cache Design for Wide-Issue Superscalar Processors", 1999, University of Michigan, Pg. 74-76					
*	w	Andrew S. Tanenbaum. Structured Computer Organization, 1984. Pg. 10-11					
	x						

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Applicant(s)/Patent Under